Test report DSG-2895 · Rev D · tested October 15, 2026
Edge AI SiliconDevice under test
DeepX's 3W NPU Brings Vision and Small Language Models to Raspberry Pi
DeepX's 3-watt NPU runs vision and small language models on Raspberry Pi, pointing edge AI toward battery-powered and fanless deployments without cloud costs.
- Read
- 3 min
- Words
- 557
- Node
- 45nm
- Operator
- Elena Vasquez
Spec summary
- DeepX demonstrated an NPU that runs vision and small language models on a Raspberry Pi.
- The chip draws approximately 3 watts, low enough for passive cooling and battery power.
- The report comes via Chosunbiz; no pricing or availability details were disclosed.
- The move targets the low-power edge AI acceleration market alongside established vendors and startups.

DeepX has demonstrated a neural processing unit that runs computer vision and small language models on a Raspberry Pi while drawing just 3 watts. For context, that's less power than a typical LED bulb consumes — and it's the difference between edge AI that needs a heatsink and a fan, and edge AI that runs from a small battery or a board's ordinary power supply.
The announcement, reported by Chosunbiz, positions the Korean chip designer squarely in the fast-crowding market for low-power AI accelerators. The pitch is simple: instead of shipping inference workloads to a data center, developers can run them locally on hardware that costs tens of dollars, not thousands.
What does the 3-watt figure actually change?
Power draw is the gating constraint for edge deployments, and practitioners know it frames everything else. At 3W, an NPU can run continuously without active cooling, which matters if you're building a camera module, a sensor node, or a prototype that has to survive in an enclosure. It also opens the door to portable and solar-powered designs where every watt has to be justified.
Raspberry Pi boards already sit at the center of a huge installed base of hobbyist, education, and light-industrial projects. Pairing that ecosystem with an NPU rated for vision and small language model workloads means the upgrade path is additive: you keep the board, the GPIO, and the Linux toolchain, and you offload inference to the accelerator.
Small language models are the notable part of the claim. Vision at the edge is established territory, but running SLM-class workloads on a Raspberry Pi-class platform pushes local inference toward use cases like on-device command parsing, document handling, and conversational interfaces that don't need a cloud round-trip.
Who is DeepX competing with?
The low-power NPU segment is no longer empty. Established silicon vendors and a wave of startups are all chasing the same proposition: bring inference to the device, cut latency, cut cloud costs, and keep data local. DeepX's angle, as reported, is the combination of the 3W envelope and compatibility with the Raspberry Pi ecosystem — a distribution channel that most accelerator vendors would envy.
For developers, the practical questions from here are the usual ones: what's the sustained throughput at that power level, which model architectures are supported out of the box, and what the software stack looks like. Those details will determine whether this is a demo-board curiosity or something that ships in products.
Why it matters for edge deployments
The economics are straightforward. Cloud inference carries a recurring per-request cost; local inference carries a one-time hardware cost. When a 3W accelerator can handle the workload, the break-even point arrives quickly for any deployment running continuously — which is exactly the profile of most Raspberry Pi projects in the field.
There's also the data-localization argument. Vision workloads often involve footage that shouldn't leave the premises, and small language models handling user queries benefit from staying on-device. An NPU that makes both feasible at 3W widens the set of applications where edge-first is the default architecture, not the exception.
No pricing or volume availability details accompanied the report. Expect those specifics to decide how fast this moves from Chosunbiz headline to bill of materials.
via Google News: NPU (Source)
More from Elena Vasquez
Show full bio
Senior reporter covering people, launches and day-to-day practice in hardware layer of artificial intelligence at Die Signal.
373 articles
Same lot · LOT-C1CB
- DSG-46033nmDeepX, KT, and Sesol Partner on NPU-Powered AI Edge Box
- DSG-84205nmAmbiq Releases Two SoC Series Targeting Edge AI Workloads
- DSG-196945nmMicrosoft to Scale Custom AI Chips in Multi-Gigawatt Push
- DSG-405628nmNVIDIA Vera Rubin NVL72 Delivers Up to 30x Throughput Per Megawatt
- DSG-214128nmCerebras to supply 100 MW of AI chips to cloud startup Gimlet Labs